⚠ Educational Reference Only. This content is an independent study reference. App option names, descriptions and examples are provided for learning purposes. Always verify against official Cadence / Synopsys documentation. This site is not affiliated with or endorsed by Cadence Design Systems or Synopsys Inc.

INNOVUS APP OPTIONS

Selective Routing and Analysis Setup

S.No	App Option	Description	Example
1	`setNanoRouteMode -route_selected_net_only`	Specifies whether NanoRoute routes all nets at once or routes only selected nets. Used to insert via pillars on a specific net group	`setNanoRouteMode -route_selected_net_only true`
2	`setAnalysisMode -aocv`	Enables Advanced On-Chip Variation analysis mode; prerequisite for using AOCV-based ETM derating	`setAnalysisMode -aocv true`
3	`setOptMode -opt_via_pillar_effort`	Controls the effort level for via pillar insertion and upgradation during preroute and postroute timing optimization. none=no via pillar ops (but stackViaRequired honored); low=only when WNS path stuck; medium=during TNS optimization; high=aggressive	`setOptMode -opt_via_pillar_effort medium`
4	`set timing_extract_model_aocv_ mode`	Sets the AOCV (Advanced On-Chip Variation) derating mode for extracted timing model (ETM) delays: graph_based uses graph stage counts, path_based uses total path stage count, none uses user derates without AOCV	`set timing_extract_model_aocv_mode graph_based`
5	`setPlaceMode -place_global_place_io_pins`	Controls whether I/O pin assignment is performed during placement. When set to true, the placer internally calls assignIoPins to place I/O pins based on current cell placement. When false, disables I/O pin assignment during placement	`setPlaceMode -place_global_place_io_pins true`
6	`setAnalysisMode -aocv`	Enables Advanced On-Chip Variation (AOCV) analysis mode for Extracted Timing Model (ETM) modeling of derated delays and stage weights	`setAnalysisMode -aocv true`
7	`setRouteMode -earlyGlobalRout ePartitionHonorFence`	Identifies nested partitions and honors boundaries of both child and parent partitions during Early Global Route. Used to route designs with hierarchical partitions while respecting fence constraints	`setRouteMode -earlyGlobalRoutePartitionHonorFence {.}`
8	`setRouteMode -earlyGlobalRout ePartitionHonorPin`	Enables Early Global Route to honor partition fences with single-entry constraints and pre-assigned or assigned partition pins (FIXED or PLACED status)	`setRouteMode -earlyGlobalRoutePartitionHonorPin true`
9	`setRouteMode -earlyGlobalRout ePartitionHonorFence`	Specifies partition cell names for which Early Global Route honors partition fence constraints during route-based pin assignment	`setRouteMode -earlyGlobalRoutePartitionHonorFence list_of_ptn_cell_names`
10	`setScanReorderMode -keepPort`	Specifies a file listing hierarchical instances whose ports should be kept during scan reorder optimization	`setScanReorderMode -keepPort keepPort.hinsts`
11	`setPlaceMode -place_global_place_io_pins`	Enables I/O pin assignment to be performed automatically during the placement step (place_design command)	`setPlaceMode -place_global_place_io_pins true`
12	`setScanReorderMode -enable_for_partition`	Enables scan reorder mode for partitioned designs, allowing scan reordering to be applied across hierarchical partitions	`setScanReorderMode -enable_for_partition true`
13	`setRouteMode -earlyGlobalRout ePartitionHonorFence`	Specifies a list of partition cell names for which the early global route will honor fence constraints during congestion-aware pin assignment for channel-based designs	`setRouteMode -earlyGlobalRoutePartitionHonorFence list_of_ptn_cell_names`
14	`setMultiCpuUsage -localCpu`	Sets the maximum number of local CPU threads to use for multi-threaded processing during block-level ECO updates in the iHDB flow	`setMultiCpuUsage -localCpu 8`
15	`setRouteMode -earlyGlobalRout ePartitionHonorFence`	Instructs Early Global Route to honor partition fence boundaries during routing. Takes a list of partition cell names whose fence boundaries should be respected	`setRouteMode -earlyGlobalRoutePartitionHonorFence list_of_ptn_cell_names`
16	`setOptMode -opt_skew`	Enables or disables useful skew optimization. Setting to false disables useful skew during top-level timing closure in iHDB flow	`setOptMode -opt_skew true`
17	`setRouteMode -earlyGlobalRout ePartitionHonorPin`	Instructs Early Global Route to honor partition pin constraints during routing. Takes a list of partition cell names whose pin constraints should be respected	`setRouteMode -earlyGlobalRoutePartitionHonorPin list_of_ptn_cell_names`
18	`setAnalysisMode -cppr`	Sets the common path pessimism removal (CPPR) setting for timing analysis	`setAnalysisMode -analysisType onChipVariation -cppr both`
19	`setPlaceMode -place_design_floorplan_mode`	Enables floorplan mode for placement, recommended when inserting feedthroughs during prototyping	`setPlaceMode -place_design_floorplan_mode true`
20	`setAnalysisMode -analysisType`	Sets the timing analysis type. onChipVariation accounts for OCV derating during analysis	`setAnalysisMode -analysisType onChipVariation -cppr both`
21	`setExtractRCMode -engine`	Sets the RC extraction engine; preRoute is used for feedthrough insertion during prototyping stage	`setExtractRCMode -engine preRoute`
22	`setDesignMode -process`	Sets the process technology node for the design, used in timing analysis and optimization	`setDesignMode -process 65`
23	`setMultiCpuUsage -localCpu`	Sets the maximum number of local CPUs to use for distributed timing budgeting. In local mode, distributes MMMC views across multiple CPUs on the same machine	`setMultiCpuUsage -localCpu integer`
24	`setAnalysisMode -analysisType`	Sets the timing analysis type. 'onChipVariation' used here for post-route optimization of partition blocks before ILM creation	`setAnalysisMode -analysisType onChipVariation`
25	`setMultiCpuUsage -remoteHost`	Sets the maximum number of remote host CPUs to use for distributed timing budgeting. In remote mode, distributes MMMC views to multiple machines	`setMultiCpuUsage -remoteHost 4`
26	`setAnalysisMode -clockPropagation`	Controls clock propagation mode during timing analysis and budgeting; sdcControl mode along with set_clock_propagation constraint does not cause network delay through the clock tree to be budgeted for partitions	`setAnalysisMode -clockPropagation sdcControl`
27	`setDistributeHost -local`	Sets up distributed processing to use multiple CPUs on the local machine for timing budgeting	`setDistributeHost -local`
28	`setAnalysisMode -skew`	Controls whether clock skew is included in the generated set_clock_latency constraints during timing budgeting for partitions	`setAnalysisMode -skew true`
29	`setDistributeHost -rsh`	Sets up distributed processing to use remote shell (rsh) for connecting to remote hosts for distributed timing budgeting	`setDistributeHost -rsh -add {host1 host2 host3}`
30	`setBudgetingMode -virtualOptEngine`	Sets the virtual optimization engine to use during timing budgeting. Setting to 'none' disables the virtual optimization engine	`setBudgetingMode -virtualOptEngine partial`

Selective Routing and Analysis Setup

Comments

Leave a Reply