Innovus App Options ← Home
Educational Reference Only. This content is an independent study reference. App option names, descriptions and examples are provided for learning purposes. Always verify against official Cadence / Synopsys documentation. This site is not affiliated with or endorsed by Cadence Design Systems or Synopsys Inc.
12
INNOVUS APP OPTIONS

Timing Budget and Switching Control

S.NoApp OptionDescriptionExample
1setBudgetingMode -writeLatencyPerClockEnables writing latency per clock during timing budgetingsetBudgetingMode -writeLatencyPerClock true
2set_multi_input_switching_mode -switching_alignment_factorSets the switching alignment factor for MIS analysis to control how side-input switching times are aligned relative to main input arrivalset_multi_input_switching_mode -switching_alignment_factor 0\.6
3setBudgetingMode -enableJustifyExceptionEnables justify exception handling during timing budgetingsetBudgetingMode -enableJustifyException true
4set_multi_input_switching_mode -disable_lib_cellsSpecifies library cells to exclude from MIS analysisset_multi_input_switching_mode -disable_lib_cells {cell1 cell2 ...}
5setBudgetingMode -noHoldViewDisables hold view consideration during timing budgetingsetBudgetingMode -noHoldView true
6set_multi_input_switching_mode -mis_alignment_modeSets the MIS alignment mode for switching alignment between multiple inputsset_multi_input_switching_mode -mis_alignment_mode 1
7setRouteMode -earlyGlobalRout ePartitionHonorPinInstructs Early Global Route to honor partition pin constraints during routing, including partition pins at different hierarchy levelssetRouteMode -earlyGlobalRoutePartitionHonorPin list_of_ptn_cell_names
8setAnalysisMode -multi_input_switching_modeEnables and Sets up Multiple-Input Switching (MIS) analysis mode for capturing simultaneous switching effects on combinational gatessetAnalysisMode -multi_input_switching_mode 2
9setDesignMode -processSets the process technology node value to automatically set technology-node-dependent parameters for RC extraction accuracy; should be called prior to running extractRC for maximum accuracy and optimal automatic threshold settingsetDesignMode -process 28
10setDelayCalMode -advanced_pincap_modeSets the advanced pin capacitance mode for delay calculation accuracysetDelayCalMode -advanced_pincap_mode 2
11setExtractRCMode -effortLevelSets the RC extraction effort level. Using 'signoff' invokes Quantus sign-off extraction through the Innovus interfacesetExtractRCMode -effortLevel signoff
12setDelayCalMode -equivalent_waveform_modelSets the equivalent waveform model for delay calculation; propagation mode propagates waveform through the logic pathsetDelayCalMode -ewm_type simulation -equivalent_waveform_model propagation
13setExtractRCMode -useQRCOAInterfaceSpecifies whether to use the OA-based flow for invoking Quantus extraction instead of the default DEF-based flowsetExtractRCMode -useQRCOAInterface true
14setDelayCalMode -ewm_typeSets the equivalent waveform model type for delay calculationsetDelayCalMode -ewm_type simulation -equivalent_waveform_model propagation
15setDesignMode -processSets the process technology node; controls default RC extraction filter values and extraction engine selectionsetDesignMode -process 14
16setDelayCalMode -accuracy_levelSets the accuracy level for delay calculation; higher values provide more accurate but slower analysissetDelayCalMode -accuracy_level 3
17setExtractRCMode -engine -effortLevelSets the postRoute RC extraction engine and effort level; medium=TQuantus, high=IQuantus, signoff=Standalone Quantus QRCsetExtractRCMode -engine postRoute -effortLevel medium
18set_multi_input_switching_mode -switching_alignment_factorControls the relative alignment of side inputs switching with respect to the primary input for MIS impact tuningset_multi_input_switching_mode -switching_alignment_factor 0\.6
19setDesignMode -processSets the process technology node. Automatically sets technology node-dependent parameters for RC extraction filtering and engine selectionsetDesignMode -process 28
20set_multi_input_switching_mode -disable_lib_cellsDisables MIS analysis support for specified library cellsset_multi_input_switching_mode -disable_lib_cells [get_libs_cell aoi*]
21setMultiCpuUsage -localCpuSets the number of CPUs to use on the local machine for RC extraction and other multi-threaded operationssetMultiCpuUsage -localCpu 8
22setAnalysisMode -multi_input_switching_modeEnables and Sets up advanced Multiple-Input Switching (MIS) analysis mode; controls whether tied and/or independent inputs are consideredsetAnalysisMode -multi_input_switching_mode 2
23setMultiCpuUsage -remoteHostSets the number of remote hosts for distributed RC extraction. Takes precedence over -localCpu if both are specifiedsetMultiCpuUsage -remoteHost 3
24setNanoRouteMode -route_with_si_drivenEnables signal integrity-driven routing to minimize crosstalk effects during routingsetNanoRouteMode -route_with_timing_driven true -route_with_si_driven true
25setExtractRCMode -engineSets the RC extraction engine to usesetExtractRCMode -engine postRoute -effortLevel medium
26setNanoRouteMode -route_with_timing_drivenEnables timing-driven routing to minimize crosstalk. Used together with -route_with_si_driven for best SI prevention resultssetNanoRouteMode -route_with_timing_driven true -route_with_si_driven true
27setExtractRCMode -effortLevelSets the extraction effort level. medium=TQuantus engine, high=IQuantus engine, signoff=Standalone Quantus enginesetExtractRCMode -engine postRoute -effortLevel maximum
28setDelayCalMode -SIAwareEnables or disables SI-aware delay calculation. When false, only base timing is used without crosstalk incremental delaysetDelayCalMode -SIAware true
29setDelayCalMode -equivalent_waveform_modelControls the equivalent waveform model (EWM) mode. When enabled, computes delay impact of waveform shapes on receiver cells for improved path delay accuracy. In SI analysis mode, provides delay adjustments based on receiver noise response to reduce SI pessimismsetDelayCalMode -equivalent_waveform_model no_propagation setDelayCalMode -equivalent_waveform_model propagation
30setOptMode -opt_post_route_fix _si_transitionsEnables fixing of SI-induced maximum transition violations during post-route optimization with optDesignsetOptMode -opt_post_route_fix_si_transitions true
31setAnalysisMode -skewEnables or disables clock skew consideration during timing analysis. When false, clock latencies are ignored
32setOptMode -opt_post_route_fix_glitchEnables or disables SI glitch optimization during postroute optimization. When set to false, runs SI delay optimization but turns off glitch optimizationsetOptMode -opt_post_route_fix_glitch true
33setAnalysisMode -clockPropagationControls clock propagation mode. sdcControl=uses set_propagated_clock and set_clock_latency SDC settings; forcedIdeal=forces ideal clock mode ignoring set_propagated_clock
34setDelayCalMode -SIAwareEnables or disables SI-aware delay calculation. When set to false, runs base timing optimization alone without the crosstalk incremental delaysetDelayCalMode -SIAware true
35setAnalysisMode -skewEnables clock skew consideration in timing analysis. When false, clock latencies are ignored regardless of clockPropagation settingsetAnalysisMode -skew true -clockPropagation sdcControl
36setPathGroupOptions -weightControls the relative optimization priority for a specific path group during SI optimization. Higher weight = higher prioritysetPathGroupOptions -weight parameter
37setAnalysisMode -clockPropagationControls how clock propagation is handled. sdcControl follows SDC precedence of set_propagated_clock and set_clock_latency; forcedIdeal forces ideal clock even if set_propagated_clock is specifiedsetAnalysisMode -skew true -clockPropagation sdcControl
38setPathGroupOptions -slackAdjustmentSpecifies a slack adjustment value for a specific path group during SI optimizationsetPathGroupOptions -slackAdjustment parameter
39setAnalysisMode -analysisTypeSets the timing analysis type. In single analysis mode, only maximum delay values are used for delay calculation. In onChipVariation mode, OCV derates are appliedsetAnalysisMode -analysisType single
40setMultiCpuUsage -remoteHostSets the number of remote host computers for distributed SI optimization. -remoteHost takes precedence over -localCpu when remote host count exceeds local CPU countsetMultiCpuUsage -remoteHost 2 -cpu_per_ 8
41setAnalysisMode -analysisTypeSets the timing analysis type; 'single' mode uses one set of delays with max delay values onlysetAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdccontrol
42setDistributeHost -queueSpecifies LSF queue name for distributed processing job submissionsetDistributeHost -lsf -queue my_queue
43setAnalysisMode -checkTypeSets the timing check type for analysissetAnalysisMode -checkType setup
44setDistributeHost -addSpecifies list of remote host machines for distributed processingsetDistributeHost -rsh -add {host1 host2 host3}
45setAnalysisMode -skewEnables skew analysissetAnalysisMode -skew true
46setMultiCpuUsage -cpuPerRemoteHostSpecifies CPUs per remote host machine for distributed processing during noise analysissetMultiCpuUsage -remoteHost 1 -cpuPerRemoteHost 4
47setAnalysisMode -clockPropagationSets the clock propagation mode for timing analysissetAnalysisMode -clockPropagation sdccontrol
48setMultiCpuUsage -remoteHostSpecifies number of remote host computers for distributed noise analysissetMultiCpuUsage -remoteHost 2
49setAnalysisMode -analysisTypeSets timing analysis type; 'bcwc' mode uses max library for setup and min library for hold in a single analysis run covering two operating conditionssetAnalysisMode -analysisType bcwc
50setMultiCpuUsage -localCpuSets the number of local CPU threads for multi-threaded noise analysis. Accelerates optDesign -postRoute by running on multiple threadssetMultiCpuUsage -localCpu 8
51setAnalysisMode -checkTypeSets the timing check type (setup or hold) for timing analysis reportssetAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
52setAnalysisMode -cpprRemoves common path pessimism from clock paths that share a common portion of the clock network. Recommended for noise analysissetAnalysisMode -cppr both
53setAnalysisMode -skewEnables clock skew calculation in timing analysissetAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
54setAnalysisMode -analysisTypeSets analysis mode. 'onChipVariation' is recommended for SI noise analysis; assumes max or min delays for capture, launch, and data pathssetAnalysisMode -analysisType onChipVariation
55setAnalysisMode -clockPropagationSets the clock propagation mode; sdcControl uses SDC-defined clock arrival timessetAnalysisMode -clockPropagation sdcControl
56setSIMode -clock_delta_delay_thresholdSets a separate delta delay threshold for noise-on-delay analysis specifically on clock nets. Overrides -delta_delay_threshold for clock netssetSIMode -clock_delta_delay_threshold value
57setAnalysisMode -analysisTypeSets the timing analysis type. 'bcwc' enables Best-Case Worst-Case analysis mode which uses separate min/max libraries for hold and setup respectivelysetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
58setSIMode -delta_delay_thresholdSets the delta delay threshold for noise-on-delay analysis. Filters SI-induced delays below this thresholdsetSIMode -delta_delay_threshold value
59setAnalysisMode -checkTypeSpecifies whether to run setup or hold timing analysis checksetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
60setExtractRCMode -relative_c_thSets a ratio threshold that determines when the extractor lumps a net's coupling capacitance to ground. If total coupling capacitance between net pair is less than this percentage of the smaller net's total capacitance, coupling is groundedsetExtractRCMode -relative_c_th 0.01
61setAnalysisMode -skewEnables or disables clock skew analysis. When true, the tool considers clock skew in timing analysissetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
62setExtractRCMode -coupling_c_thSets the threshold value that determines when the extractor lumps a net's coupling capacitance to ground. Coupling capacitance between nets below this threshold is groundedsetExtractRCMode -coupling_c_th 0.1
63setAnalysisMode -clockPropagationControls how clock propagation is handled in timing analysis. 'sdcControl' respects set_propagated_clock SDC constraintssetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
64setExtractRCMode -total_c_thSets the threshold value (femtoFarads) that determines when the extractor lumps a net's coupling capacitance to ground. Nets with total capacitance below this threshold have their coupling capacitances groundedsetExtractRCMode -total_c_th 0\.6
65setAnalysisMode -analysisTypeSets timing analysis type to On-Chip Variation (OCV) mode, which introduces early and late delay variations on launch and capture pathssetAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
66setDesignMode -processSets the process technology node, which automatically Sets up default RC extraction filter values for coupling capacitance filtering used in SI analysissetDesignMode -process process_node
67setAnalysisMode -cpprEnables Clock Path Pessimism Removal (CPPR). Identifies and removes pessimism in slack reports for clock paths where launch and capture clock paths share a common segmentsetAnalysisMode -cppr true
68setExtractRCMode -relative_c_thRatio threshold that determines when coupling capacitance is grounded based on the ratio of coupling to total capacitance of the smaller netsetExtractRCMode -relative_c_th value
69setAnalysisMode -cpprEnables Clock Path Pessimism Removal (CPPR) to remove pessimism introduced in slack reports when launch and capture clock paths share a common segment. Use 'both' to remove pessimism from all pathssetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
70setExtractRCMode -coupling_c_thThreshold value that determines when the extractor lumps coupling capacitance to ground based on absolute coupling value between a pair of netssetExtractRCMode -coupling_c_th value
71setAnalysisMode -checkTypeSets the type of timing check to perform: setup or holdsetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
72setExtractRCMode -total_c_thThreshold value (femtoFarads) that determines when the extractor lumps a net's coupling capacitance to ground based on total capacitancesetExtractRCMode -total_c_th value
73setAnalysisMode -skewEnables or disables clock skew consideration in timing analysis. When false, clock latencies are ignoredsetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
74setDelayCalMode -SIAwareEnables SI-aware delay calculation for timing analysissetDelayCalMode -SIAware true
75setAnalysisMode -clockPropagationSpecifies how clock propagation is handled in timing analysis. sdcControl uses set_propagated_clock and set_clock_latency precedence from SDCsetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
76setSIMode -analysisTypeSets the SI analysis type; 'aae' (Aware Advanced Engineering) is the recommended defaultsetSIMode -analysisType aae
77setAnalysisMode -skewControls whether clock skew is considered in timing analysis. When false, forces ideal clock regardless of clockPropagation settingsetAnalysisMode -skew true
78setAnalysisMode -cpprEnables Common Path Pessimism Removal for SI timing analysissetAnalysisMode -analysisType onChipVariation -cppr both
79setAnalysisMode -clockPropagationEstablishes the clock propagation mode. 'forcedIdeal' forces ideal clock, 'sdcControl' uses SDC constraints to determine propagated vs idealsetAnalysisMode -skew true -clockPropagation forcedIdeal
80setAnalysisMode -analysisTypeSets timing analysis type for SI analysis; onChipVariation is recommendedsetAnalysisMode -analysisType onChipVariation -cppr both
81setAnalysisMode -skewEnables or disables clock skew consideration in timing analysis. When false, clock latencies are ignored and no latency is reported (ideal mode) regardless of clockPropagation settingsetAnalysisMode -skew true -clockPropagation sdcControl
82setSIMode -individual_attacker_thresholdSets the threshold for individual SI attackers (in relative coupling capacitance); attackers below this threshold are aggregatedsetSIMode -individual_attacker_threshold 0.01
83setAnalysisMode -clockPropagationControls clock propagation mode for timing analysis. 'sdcControl' uses set_propagated_clock and set_clock_latency SDC precedence. 'forcedIdeal' forces ideal clock mode even if set_propagated_clock is specifiedsetAnalysisMode -skew true -clockPropagation forcedIdeal
84setExtractRCMode -effortLevelSets the extraction effort level; determines which Quantus engine is invokedsetExtractRCMode -engine postRoute -effortLevel maximum
85setAnalysisMode -analysisTypeSets the timing analysis type; 'single' uses a single set of delays based on one process/temperature/voltage conditionsetAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdccontrol
86setExtractRCMode -engineSets the postRoute RC extraction engine for SI analysissetExtractRCMode -engine postRoute -effortLevel maximum
87setAnalysisMode -checkTypeSets the timing check type for the current analysis modesetAnalysisMode -checkType setup
88setDesignMode -processSets process technology node; automatically assigns RC extraction filter default values for SI analysissetDesignMode -process 20
89setAnalysisMode -skewEnables skew analysis in timing analysissetAnalysisMode -skew true
90setMultiCpuUsage -cpu_per_Sets the number of CPUs per remote host for super-threading. Used when running multiple hosts with multiple threads simultaneously for SI optimizationsetMultiCpuUsage -remoteHost 2 -cpu_per_ 8
91setAnalysisMode -clockPropagationSets the clock propagation mode for timing analysissetAnalysisMode -clockPropagation sdccontrol
92setMultiCpuUsage -localCpuSets the number of local CPU threads to use for multi-threaded analysis and optimizationsetMultiCpuUsage -localCpu 8
93setAnalysisMode -analysisTypeSets the timing analysis type to single for single-corner analysis, using only maximum delay values for delay calculationsetAnalysisMode -analysisType single -checkType setup -skew true -clockPropagation sdccontrol
94setMultiCpuUsage -remoteHostSets the number of remote hosts to use for distributed analysis and optimization. If the number of remote hosts exceeds the -localCpu count, remote hosts take preferencesetMultiCpuUsage -remoteHost 2
95setAnalysisMode -checkTypeSpecifies whether to perform setup or hold timing checks in the analysis modesetAnalysisMode -analysisType single -checkType setup
96setDistributeHost -rshDistributes analysis and optimization across multiple remote host machines using RSH. Takes a list of host names to add as distributed computing resourcessetDistributeHost -rsh -add {host1 host2}
97setAnalysisMode -skewEnables or disables clock skew consideration during timing analysissetAnalysisMode -skew true
98setMultiCpuUsage -remoteHostSets the number of remote host computers for distributed noise/SI analysis. When combined with -cpuPerRemoteHost enables super-threadingsetMultiCpuUsage -remoteHost 2 -cpu_per_ 8
99setAnalysisMode -clockPropagationSets the clock propagation mode for timing analysis. 'sdccontrol' uses the SDC to control whether clocks are ideal or propagatedsetAnalysisMode -clockPropagation sdccontrol
100setDistributeHost -lsfSets up distributed processing using LSF (Load Sharing Facility). Use -queue to specify the LSF queuesetDistributeHost -lsf -queue string
101setAnalysisMode -checkTypeSets the timing check type. 'hold' runs hold check analysissetAnalysisMode -checkType hold -skew true -clockPropagation sdcControl
102setDistributeHost -rshSets up distributed processing using RSH. Use -add to specify host names for distributed noise/SI analysissetDistributeHost -rsh -add {host1 host2}
103setAnalysisMode -analysisTypeSets analysis mode. 'bcwc' uses max library for setup and min library for hold in one runsetAnalysisMode -analysisType bcwc
104setMultiCpuUsage -localCpuSets the maximum number of threads to use for multi-threaded noise analysis on the same host machinesetMultiCpuUsage -localCpu string
105setAnalysisMode -analysisTypeSets the timing analysis type. bcwc=best-case worst-case mode using separate min/max library sets and RC cornerssetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
106setAnalysisMode -cpprRemoves common path pessimism from clock paths sharing common clock network segments; recommended for SI analysissetAnalysisMode -cppr both
107setAnalysisMode -checkTypeSpecifies whether to perform setup or hold timing checksetAnalysisMode -checkType setup
108setAnalysisMode -analysisTypeSets analysis type to OCV mode for SI noise analysis; required before AAE (Accurate Analytical Estimation) SI analysissetAnalysisMode -analysisType onChipVariation
109setAnalysisMode -skewEnables clock skew consideration during timing analysis in BC-WC modesetAnalysisMode -analysisType bcwc -checkType setup -skew true -clockPropagation sdcControl
110setSIMode -clock_delta_delay_thresholdSets a separate delta delay threshold for clock nets in noise-on-delay analysis; overrides -delta_delay_threshold for clock netssetSIMode -clock_delta_delay_threshold value
111setAnalysisMode -analysisTypeSets the timing analysis methodology type. onChipVariation enables OCV analysis which models on-chip process variation by applying early/late delayssetAnalysisMode -analysisType onChipVariation -skew true -clockPropagation sdcControl
112setSIMode -delta_delay_thresholdSets the delta delay threshold for noise-on-delay analysis; coupling capacitances causing delta delays below this value are filteredsetSIMode -delta_delay_threshold value
113setAnalysisMode -cpprEnables Clock Path Pessimism Removal in propagated clock mode for OCV analysis. Removes pessimism from slack reports by calculating difference in common clock segment delaysetAnalysisMode -cppr true
114setExtractRCMode -relative_c_thSets a ratio threshold for grounding coupling capacitance relative to the total capacitance of the smaller net in the pairsetExtractRCMode -relative_c_th value
115setAnalysisMode -checkTypeSets the timing check type for analysis — setup or holdsetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
116setExtractRCMode -coupling_c_thSets threshold below which coupling capacitance between a pair of nets is groundedsetExtractRCMode -coupling_c_th value
117setAnalysisMode -skewEnables clock skew analysissetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
118setExtractRCMode -total_c_thSets threshold (femtoFarads) below which a net's total capacitance causes coupling capacitance to be groundedsetExtractRCMode -total_c_th value
119setAnalysisMode -clockPropagationControls clock propagation mode for timing analysissetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
120setDesignMode -processSets the process node, automatically configuring RC extraction filter default valuessetDesignMode -process process_node
121setAnalysisMode -cpprEnables Common Path Pessimism Removal (CPPR) to remove pessimism introduced by shared clock network paths in setup/hold checkssetAnalysisMode -checkType setup -skew true -clockPropagation sdcControl -cppr both
122setExtractRCMode -effortLevelSets extraction effort level determining which Quantus engine is usedsetExtractRCMode -effortLevel maximum
123set_power_analysis_mode -methodSets the power analysis method for rail analysis. dynamic_vectorless uses a dynamic simulation method without requiring input vectorsset_power_analysis_mode -method dynamic_vectorless
124setExtractRCMode -engineSets the postRoute RC extraction engine for SI analysissetExtractRCMode -engine postRoute -effortLevel medium
125set_power_analysis_mode -write_static_currentsEnables writing of static currents during power analysisset_power_analysis_mode -write_static_currents true
126set_power_analysis_mode -z_transition_factorControls the weight assigned to 0/1 to Z transitions when counting signal transitions from VCD for power calculation. Default weight is 0.25set_power_analysis_mode -z_transition_factor 0.25
127set_rail_analysis_mode -methodSets the analysis method for dynamic rail analysis. 'dynamic' performs dynamic simulation; 'hd' accuracy level is used for high-accuracy rail analysisset_rail_analysis_mode -method dynamic -accuracy hd
128set_power_analysis_mode -x_transition_factorControls the weight assigned to 0/1 to X transitions when counting signal transitions from VCD for power calculation. Default weight is 0.5set_power_analysis_mode -x_transition_factor 0\.6
129set_rail_analysis_mode -accuracySets the accuracy level for dynamic rail analysisset_rail_analysis_mode -method dynamic -accuracy hd
130setPlaceMode -place_design_int egrity_ir_fix_effortControls the effort level for IR drop fixing during placement integrity step in the Voltus InsightAI flow post-route stagesetPlaceMode -place_design_integrity_ir_fix_effort medium
131set_reinforce_pg_mode -auto_ir_fix_effortSets the effort level for automatic IR drop fixing during power grid reinforcementset_reinforce_pg_mode -auto_ir_fix_effort medium
132setMultiCpuUsage -localCpuSets the maximum number of local CPU threads for multi-threaded processing in the rail analysis flowsetMultiCpuUsage -localCpu max

Comments

Leave a Reply

Your email address will not be published. Required fields are marked *

Replying to