VLSI

Physical Design

study notes

Chapter 5

Clock Tree Synthesis & Skew

in this chapter

• Buffers in the Clock Tree
• Synthesizing a Clock Tree
• Clock Uncertainty and Signal Integrity
• Inputs to CTS
• Ideal Timing-Path Equations