Logo
VLSI Physical Design  ›  Ch 10. Devices & Low-Power

VLSI Physical Design study notes

Chapter 10 Devices, Variation & Low-Power

in this chapter:

  • Power Saving with HVT and LVT Cells
  • Zero-Bit Retention Flop
  • Vt vs Temperature
  • Well-Edge Proximity (WEP) Effect
  • Cells Used in Low-Power Techniques