VLSI
Physical Design
study notes
Chapter 6
Routing, Antenna & Physical Verification
in this chapter
- PD Tool - Inputs and Outputs
- Double Vias and Critical Area
- Retention Flop Secondary-Pin Routing
- Taller Metal Layers in Lower Nodes
- Delay of 1X vs 2X Width Metal